

AVT-921

Dual J1850 INTERFACE
(VPW and PWM)

ISA Bus Unit

User's Manual

1509 Manor View Road
Davidsonville, MD 21035
410-798-4038 (voice) 410-798-4308 (fax)

Revision 'C1'

August 1997

TABLE OF CONTENTS

1. INTRODUCTION	3
1.1 SPECIFICATIONS.....	3
1.2 DEFINITIONS	4
2. INSTALLATION.....	4
2.1 HARDWARE CONFIGURATION	4
2.2 HARDWARE INSTALLATION	5
2.3 TESTING THE AVT-921	6
3. INTERFACE BOARD INTRODUCTION.....	6
4. INTERFACE BOARD DESCRIPTION.....	7
5. INTERFACE OPERATION.....	9
5.1 INDICATOR	9
5.2 COMMUNICATIONS INTRODUCTION	9
5.3 VPW MODE	10
5.3.1 Command Header Byte	10
5.3.2 Response Header Byte.....	11
5.3.3 Transmit message format	11
5.3.4 Receive message format	12
5.3.5 Match Function.....	12
5.3.6 Received Message Status Byte Definitions.....	13
5.3.7 Examples	13
5.4 PWM MODE	14
5.4.1 Command Header Byte	14
5.4.2 Response Header Byte.....	15
5.4.3 'Look Alike' mode	15
5.4.4 Transmit message format 'Look Alike' mode Off.....	16
5.4.5 Transmit message format 'Look Alike' mode On.....	16
5.4.6 Receive message format 'Look Alike' mode Off.....	17
5.4.7 Receive message format 'Look Alike' mode On.....	17
5.4.8 Monitor Mode	17
5.4.9 HBCC Initialization Parameters.....	18
5.4.10 Examples	19
5.5 ERROR CODES	20
5.6 HARDWARE REGISTER #1 DEFINITION.....	20
5.7 HARDWARE REGISTER #2 DEFINITION.....	21
5.8 ISA BUS MEMORY MAP.....	22
6. REFERENCES	22
6.1 TECHNICAL SUPPORT	23
6.2 INTERFACE INFORMATION	23
6.2.1 Interface Board P1.....	23
6.2.2 Interface Board P2.....	23
6.2.3 Interface Board JP1	24
6.2.4 Interface Board JP2	24
7. COMPANY OVERVIEW.....	25

1. INTRODUCTION

This manual covers the AVT-921 hardware interface. It provides technical information on using the interface, connections to it, communications with it, and other related information. If using the AVT Controller software, please refer to the “AVT-xxx Controller Software User’s Manual.

The AVT-921 Dual J1850 Interface implements both VPW and PWM versions of SAE specification J1850. The board is designed to be installed in a PC-AT or compatible host computer. The AVT-921 permits the user to directly connect the host PC to a subject vehicle for testing, monitoring, data acquisition, and other operations.

The Society of Automotive Engineers (SAE) has adopted a specification known as J1850 “Class B Data Communications Network Interface.” This specification describes two forms of a multiplex bus structure intended for use in a vehicle. The two forms of this multiplex bus are known as Pulse Width Modulation (PWM) and Variable Pulse Width (VPW). The AVT-921 Dual J1850 Interface implements both versions of the J1850 standard (Simultaneous operations are not permitted).

The AVT-921 Dual Interface provides the following functions:

- Isolated electrical interface between the subject vehicle and the control computer.
- Protocol conversion and communications between the vehicle J1850 multiplex bus and the host computer via the ISA bus.
- Passive network traffic monitor.

The AVT-921 conforms to the Ford Motor Company Standard Corporate Protocol (SCP) which defines network traffic management, message construction, and other protocol issues. (The SCP specifies operations in PWM mode.) The AVT-921 is fully compatible with any similarly equipped Ford Motor Company or Mazda product.

When in VPW mode of operation the AVT-921 permits both transmit and receive operations at 4 times the normal speed (4X mode). This mode of operation is not supported by the J1850 specification. 4X mode may, however, be required to be compatible with General Motors’ Class 2 system.

Available for use with the AVT-921 Dual J1850 Interface is the AVT-921 Controller software. This software operates under Windows 3.1x and provides the user with direct control and observation of the operation of the AVT-921 interface as well as data logging, file download, network monitor, auto-response, and other functions. Since the controller software directly accesses physical memory of the host computer, a virtual device driver (VxD) is provided. Contact us (Advanced Vehicle Technologies, Inc.) for more information or to obtain the Controller software. A separate User’s Manual is available for the Controller software.

1.1 Specifications

The following describes the AVT-921 hardware interface. Once installed in a PC-AT compatible computer the AVT-921 interface can be accessed from MS-DOS (directly) and from Windows 3.1x (using a virtual device driver).

Host Computer:

- PC-AT compatible computer.
- One 8-bit ISA slot.

AVT-921 Dual Interface Board:

- Overall size: 4.2 high x 10.0 inches long
(XT form factor, 3/4 length)
- Weight: 7 oz.
- +5 VDC from host computer.
- +12 volts from either host computer or the subject vehicle.
(The two sources are diode isolated.)
- Power dissipation: 1.5 watts (nominal).

1.2 Definitions

The following terms are used in this manual.

- DLC: Data Link Controller (Motorola / Delco Electronics).
- HBCC: Hosted Bus Controller Chip (Motorola / Ford Motor Company).
- Class 2: General Motors standard for in-vehicle network communications.
- SCP: Standard Corporate Protocol (Ford Motor Company).
- All numbers used in this manual are hexadecimal digits (0 .. 9 and A .. F) and are preceded with a dollar sign (\$) for clarity.

2. Installation

The AVT-921 Dual J1850 Interface board is designed for installation in a PC-AT compatible computer. It is an 8-bit ISA board and is installed in the 8-bit portion of an ISA bus connector (usually found on the computer's motherboard).

Before installing the AVT-921 Dual Interface board in the host computer, the board's address should be set. A test of communications between the AVT-921 and the host may be conducted to verify proper operations.

2.1 Hardware Configuration

The AVT-921 interface is mapped into the memory space of the host computer. (It is not mapped into host I/O space.) The Interface board occupies only 16 bytes of memory space (of which only 3 bytes are actually used).

Before installing the AVT-921 into the host computer, the base address of the Interface board must be set. This is done by the proper selection of the 16 address DIP switches found on the board.

Note that the AVT-921 base address is the same as the segment address of the board. (In a PC compatible machine only 20 address lines are available through the 8-bit ISA bus connector.) The AVT-921 base address equates to address lines [A19..A4]. This is the same as a segment address. The bottom four address lines [A3..A0] are decoded and are used to select the specific on-board peripherals (e.g. hardware register and FIFO's).

The factory default base (segment) address of the AVT-921 interface is \$B400. This is in the space normally occupied by a monochrome video adapter (in a PC-AT compatible machine). Since most machines use a color VGA or SVGA display this address space is usually empty.

Before installing the AVT-921 determine the segment address of the address space in which the board is to be installed. (The segment address is obtained by taking the flat address and dropping the last hex digit. Example: The desired board address is \$C52B0. The segment address would be \$C52B.) The DIP switches should then be set to the desired segment address.

NOTE: A DIP switch setting of OFF equals an address line logic '1.'

DIP Switch	Address line		Factory Default \$B400
S2-8	A19	MSB	Off '1'
S2-7	A18		On '0'
S2-6	A17		Off '1'
S2-5	A16		Off '1'
S2-4	A15		On '0'
S2-3	A14		Off '1'
S2-2	A13		On '0'
S2-1	A12		On '0'
S1-8	A11		On '0'
S1-7	A10		On '0'
S1-6	A9		On '0'
S1-5	A8		On '0'
S1-4	A7		On '0'
S1-3	A6		On '0'
S1-2	A5		On '0'
S1-1	A4	LSB	On '0'

As many AVT-921 Dual Interface boards may be installed in a single host computer as the computer can accommodate. Each AVT-921 installed should have a unique base address assigned prior to installation.

2.2 Hardware Installation

To install an AVT-921 Dual J1850 Interface board you will need to gain access to the expansion slot area of the host computer. If necessary, consult the owner's manual for your machine.

1. Perform a normal shutdown of the host computer.
2. Disconnect the power cord to the computer.
3. Using the appropriate hand tools carefully open the computer and gain access to the expansion slot area of the computer.
4. Use caution when handling the AVT-921 board or when touching any internal components of the host computer. All devices are sensitive to ESD (Electro-Static Discharge). Be sure to maintain a ground contact between yourself, the computer, and the AVT-921 to prevent a buildup of static electricity. The use of a static control wrist-strap and/or workstation is highly recommended.
5. Select the expansion slot into which you want to install the AVT-921 board.
6. Remove the blank cover associated with the expansion slot selected and keep the screw.
7. Carefully insert the AVT-921 board into the host computer. Be aware of mechanical conflicts between the AVT-921 and other computer hardware.

8. Insert the card edge connector of the AVT-921 board into the computer's expansion slot connector. Be sure to keep the card edge connector straight and ensure that the card is fully inserted into the mating connector.
9. Re-install the screw saved when the blank cover was removed.
10. Carefully look over the installation to ensure that there are no points of mechanical interference between the AVT-921 board and any other components in the host computer.
11. Repeat steps 5 through 10 until all the AVT-921 boards have been installed.
12. Re-assemble the host computer housing.
13. Plug back in the host computer.

2.3 Testing the AVT-921

After the AVT-921 Dual Interface has been installed, proper operation of the hardware can be observed by commanding the unit to start and reading FIFO #2. When the AVT-921 is started, in either mode, the unit conducts an internal test of the selected mode of operation. If the internal test is successful, the unit completes its initialization, goes on-line (by connecting to the bus), and reports that initialization was completed successfully.

When VPW mode is enabled (bit 6 of hardware register #2 is cleared '0'), the AVT-921 is started, and if initialization is completed successfully, the response \$91 \$07 can be read from FIFO #2.

When PWM mode is enabled (bit 6 of hardware register #2 is set '1'), the AVT-921 is started, and if initialization is completed successfully, the response \$91 \$06 can be read from FIFO #2.

If an error is encountered during initialization, an error message is written into FIFO #2. The error message will be of the form \$2x \$xx. These error codes are listed in Section 5.5.

3. Interface Board Introduction

The AVT-921 Dual J1850 Interface board is a four layer printed circuit board designed to be installed in a PC-AT or compatible host computer. The board occupies one 8-bit ISA slot in the host. Through this connection the AVT-921 receives +5 and +12 VDC power from the host. Communications between the board and the host are also accomplished through this connection. The interface board also has a 15 pin subminiature 'D' connector which is accessible from the host computer rear panel. Through this the AVT-921 is connected (via an appropriate cable) to a subject vehicle's OBI-II connector.

The AVT-921 Dual Interface performs all data and protocol conversion functions permitting communications between the host and the subject vehicle. For the VPW mode of operation the AVT-921 utilizes the Motorola MC68HC57 Data Link Controller. This device includes the VPW bus transceiver function. For the PWM mode of operation the AVT-921 utilizes the Motorola HBCC device and a Ford PWM bus transceiver design.

The AVT-921 provides an isolated electrical interface between the control computer and the vehicle. There is no electrical connection between the vehicle and the host computer. All signals and power supplies are isolated. This was done to minimize the possibility of damage to the host computer in the event a voltage or signal transient originates on the vehicle.

The AVT-921 utilizes an embedded 68HC05 core microcontroller (part of the HIP7030A0 device) to perform the necessary control and communications functions. The interface is capable of

operating in either VPW mode or PWM mode. The unit is not designed to support simultaneous operations.

When in VPW mode of operation the AVT-921 is always listening to, or monitoring, the J1850 bus. All bus traffic is reported to the host computer. Transmit operations occur only when initiated by the operator from the control computer.

Operations in PWM mode are different from VPW mode. When operating in PWM mode the HBCC device must be initialized with a unique node address (and other parameters). The HBCC is initialized automatically by the microcontroller when PWM mode is enabled and during a reset. Refer to Section 4.5.8 for a listing of HBCC initialization parameters. These parameters may be changed by the user through the host computer.

When in PWM mode of operation the HBCC device performs input message filtering. Therefore, only bus traffic that is destined for the specified node address is sent to the host computer and displayed. To view all bus traffic while in PWM mode, the HBCC device can be placed into monitor mode. When in monitor mode the AVT-921 becomes a passive PWM network monitor, all bus activity is reported to the host, and no transmit operations are permitted. Refer to Section 5.4.8.

4. Interface Board Description

A block diagram of the AVT-921 interface board is shown in Figure 1. The heart of the unit is the HIP7030A0 microcontroller. This device utilizes a 68HC05 core with a bus speed of 5 MHz. The operation firmware is contained in an EPROM that is organized into two code sections or pages. One code page is for VPW operations only while the other page is for PWM operations only.

Other interface functional blocks include two FIFO's, an HBCC device (the PWM message interface), a PWM bus transceiver, a DLC device (the VPW byte level interface), a bus multiplexer, the electrical isolation of the host computer from the vehicle, and hardware control/status registers.

Two FIFO's are included on the AVT-921 and are configured as a set of bi-directional mail boxes for message passing between the microcontroller and the host computer. Each FIFO is 4K bytes deep and fully asynchronous. They facilitate communications between the host and the microcontroller while minimizing the risk of lost data and eliminating the requirement for real-time response from the host.

The electrical isolation barrier is depicted on the block diagram. The AVT-921 interface derives its operating power (+5 VDC and +12 VDC) from the host computer. Additionally, a connection exists between the interface board and the subject vehicle unswitched battery positive (V_{BATT}). This supply is diode isolated and electrically isolated from the host +12 VDC supply. Such an arrangement permits normal interface operations even when not connected to a vehicle. When the AVT-921 is connected to a vehicle the V_{BATT} connection provides a common positive supply for all network nodes.




Figure 1 AVT-921 Hardware Interface Unit Block Diagram

Selecting the mode of operation for the AVT-921 is accomplished by writing the appropriate values to Hardware Register #2. Specific bits in this register control the state of the microcontroller (halted and running) and the code page accessible by the microcontroller (VPW or PWM). Refer to Section 5.7 for the bit definitions of this register and controlling the interface operation and mode.

5. Interface Operation

The following describes the use of the AVT-921 interface. It is assumed that the board is configured properly and the software has been installed on the host PC.

5.1 Indicator

The AVT-921 interface board may have one red LED installed on the board. This LED is a heart beat indicator that provides a quick visual indication that the on-board microcontroller is functioning properly. The microcontroller toggles the state of the LED every 52 milliseconds. This causes the LED to blink noticeably. If something should happen to the execution of the firmware (resident on the board) the LED may either go to a full ON or a full OFF state.

5.2 Communications Introduction

All communications between the AVT-921 interface and the subject vehicle are in conformance with SAE Standard J1850 and all related standards and recommended practices. Additionally, when in the PWM mode of operation, the AVT-921 is compliant with the Ford SCP. The user is referred to those documents for more detailed information.

All communications between the AVT-921 and the host computer are conducted through the ISA bus and conform to accepted ISA bus operations.

The interface board is mapped into the memory space (not I/O space) of the host computer. The interface board occupies 16 bytes of memory space (only 3 locations are actually used). The base address of the interface board is determined by the setting of the two 8-bit DIP switches on the board.

Refer to Section 2.1 for instructions on how to set the DIP switches.

The structure and protocol of communications between the AVT-921 and the host computer are stated in the following sections. All data is transferred in packets. The size of each data packet varies from 1 byte to 16 bytes (inclusive). The first byte in each data packet is the header byte and is used to convey information only between the interface board and the host computer.

The header byte is divided into the upper nibble and lower nibble. The upper nibble indicates what information the data packet is conveying. The lower nibble is the count of the number of bytes that follow the header byte. The meaning of the upper nibble of the header byte depends on which direction the data packet is moving; whether to or from the host computer.

Messages from the host computer to the AVT-921 are known as Commands. Messages from the AVT-921 to the host computer are known as Responses.

5.3 VPW Mode

The following sections describe commands, responses, error codes, and other related information while in the VPW mode of operation.

5.3.1 Command Header Byte

This byte is prepended onto a packet transmitted by the control computer to the AVT-921.

Low nibble, bits b3 - b0: Byte count (how many bytes to follow); may be zero when the message is only a status or error message.

High nibble, bits b7 - b4:

- 0: This is a valid packet for transmission. (The null byte, \$00, is ignored.)
- 1: Reserved.
- 2: Reset command, must be followed by a byte specifying the device to be reset.
 - \$21 \$01: Reset the HBCC device.
 - \$21 \$03: Reset the DLC device.
 - \$21 \$04: Reset FIFO #1.
 - \$21 \$05: Reset FIFO #2.
- 3: \$30: Match status request, report match table contents.
 - \$31 \$7B: Match function off, clear table.
 - \$32 \$xx \$yy: Match table entry. \$xx - byte position. \$yy - byte value.
- 4: Reserved.
- 5: Reserved.
- 6: Reserved.
- 7: HIP7030A0 write RAM (address byte, data byte, follow).
- 8: HIP7030A0 read RAM (address byte, requested bytes [\leq \$0E], follow).
- 9: Hardware Register #1 write (data byte follows).
 - (Refer to Section 5.6.)
- A: Hardware Register #1 read.
- B: Request firmware version number.
- C: 4x mode command.
 - \$C0: request 4x mode status
 - \$C1 \$00: 4x mode off
 - \$C1 \$01: 4x mode on
- D: Request operational mode.
- E: Reserved.
- F: Hardware re-start command must be followed by \$A5. [\$F1 \$A5]

5.3.2 Response Header Byte

This byte is prepended onto a packet transmitted by the AVT-921 to the control computer.

Low nibble, bits b3 - b0: Byte count (how many bytes to follow); may be zero when the message is only a status or error message.

High nibble, bits b7 - b4:

- 0: This is a valid packet received from the bus.
- 1: Reserved.
- 2: Error message, error byte(s) follow.
- 3: Command message error, error header byte follows (\$31 \$xx).
- 4: Match function:
 - \$40 - function off.
 - \$41 \$B7 - table full, entry ignored
 - \$42 \$xx \$yy - table entry report. \$xx - byte position. \$yy - byte value.
- 5: Reserved.
- 6: Reserved.
- 7: HIP7030A0 read RAM error, requested byte count greater than \$0E.
- 8: HIP7030A0 read RAM (address byte, data bytes, follow).
- 9: Board status information byte follows:
 - \$03: HBCC initializations complete.
 - \$04: Firmware version number follows.
 - \$06: PWM operation (Motorola).
 - \$07: VPW operation (Motorola).
 - \$08: DLC initializations complete.
- A: Message status information.
- B: Transmit message too long (> 11).
- C: 4x mode status response.
 - \$C1 \$00: 4x mode off
 - \$C1 \$01: 4x mode on
- D: Hardware Register #1 read, data byte follows.
- E: Reserved.
- F: Reserved.

5.3.3 Transmit message format

To transmit a message onto the network the message must be built by the operator and then sent to the AVT-921 interface. The DLC device on the board will automatically append the transmit CRC.

It is up to the user to determine and know the proper protocol and messaging strategy that is implemented on the vehicle to which the AVT-921 is attached.

Any message destined for transmission must be preceded by a byte whose upper nibble is '0' (zero) and lower nibble is the byte count of the message. The message bytes then follow immediately.

Once a message is accepted by the AVT-921 for transmission it is sent to the DLC as soon as possible for transmission onto the bus. If the message loses arbitration, the DLC will attempt to re-transmit the message at the next opportunity (bus idle, IFS). The DLC will continue to attempt transmission of the message indefinitely.

In the event the AVT-921 attempted transmission of a message and subsequently lost arbitration, the received message status byte will have bit 4, the lost arbitration bit, set. This only indicates that the AVT-921 received a message that won arbitration over the message queued for transmission. The received message is valid.

If the message is properly transmitted a received message status byte is sent to the control computer. The properly transmitted message echo is received by the interface but is not passed to the control computer. (Example: a message is sent to the AVT-921 for transmission, at some later time the AVT-921 will report: \$01 \$60 which indicates that the message was transmitted correctly and that the message was received from itself.)

5.3.4 Receive message format

Messages received from the network are assembled into the original byte sequence. The received CRC is calculated and checked to be equal to \$C4. Both transmitted and received CRC bytes are then discarded. A received message status byte is constructed and prepended onto the message. A header byte is then prepended onto the message (ahead of the received status byte).

As an example the byte sequence A7 B6 C5 plus CRC byte is transmitted by a node. The transmitted message is received by the interface and the following byte sequence is sent to the control computer: 04 00 A7 B6 C5.

The byte \$04 indicates that it is a received message and that four bytes follow.

The byte \$00 is the received message status byte and indicates that no errors were found.

(Received message status byte, bit definitions are listed below.)

The message bytes then follow. Note that the CRC bytes are stripped.

5.3.5 Match Function

A coarse filtering mechanism for messages received from the bus is provided by the AVT-921 interface unit firmware. If the match table is cleared (on power-up, reset, or \$31 \$7B command) all messages received from the network are passed to the host.

When at least one entry is made to the match table, all messages received from the network are checked against the match table. If a match is found the message is passed to the host. If no match is found, the message is discarded, and the host is not notified.

A match table entry is made using the \$32 \$xx \$yy command. The \$xx value is the byte position and the \$yy value is the byte value. This filtering mechanism is more easily explained by example.

It is desired to receive all messages (at the host) where the third byte of the message is equal to \$F1. Send the command \$32 \$03 \$F1 to the AVT-921 interface. To verify the table entry send the command \$30. The response will be \$42 \$03 \$F1. The only network messages passed to the host will now be of the form: \$zz \$xx \$F1 \$... Note that at the host the message will be \$rr \$ss \$zz \$xx \$F1 \$.. where \$rr is the header byte, \$ss is the received message status byte, and the message follows.

The match table can hold ten entries where an entry consists of a byte position and a byte value. The byte position refers to where in the network message the match byte is to be compared. The first byte of the message has a byte position value of one.

Ordering of the match table is not important. All table entries are checked until a match is found or the end of the table is encountered. If a match table entry specifies a byte position

that doesn't exist for the message being checked (the message is shorter than the table entry), that table entry is not checked.

5.3.6 Received Message Status Byte Definitions

The received message status byte always follows the header byte, even if the status byte is the result of transmitting a message.

Bit	Definition
0:	CRC error.
1:	Incomplete message (incorrect number of bits).
2:	Break received.
3:	IFR data.
4:	Lost arbitration.
5:	Transmission successful.
6:	From this device.
7:	Bad message.

5.3.7 Examples

To illustrate the construction and decoding of messages between the control computer and the AVT-921 interface, several examples are provided here.

Example #1: Want to request the current operational mode.

Command string: D0.

Explanation: The AVT-921 will respond with: 91 07. The '9' indicates a board response, the '1' indicates one byte follows, and the 07 indicates VPW mode (Motorola device).

Example #2: want to send a message out on the bus.

Command string: 04 32 89 AC 5F.

The AVT-921 will respond with: 01 60. The '0' indicates a received message and the '1' indicates only one byte, which is the received message status byte. The '60' indicates that bits 6 and 5 are set which means the received message was from this device and the transmission was successful. (Messages transmitted by the AVT-921 are received by the AVT-921, are checked, but are not echoed back to the controller. Only a status byte is sent to the controller to indicate the status of the transmitted message.)

Example #3: received a message from the bus.

Response string: 05 00 56 B4 AC 8F.

The '05' indicates that this is a bus message and 5 bytes follow. The '00' is the receive status byte and indicates that no errors were detected and that the message is not from this device. The following four bytes, '56 B4 AC 8F', are the actual message bytes (the transmitted and received CRC bytes are stripped). Refer to Section 5.3.5 for received message status byte bit definitions.

5.4 PWM Mode

The following sections describe commands, responses, error codes, and other related information while in the PWM mode of operation.

5.4.1 Command Header Byte

This byte is prepended onto a packet transmitted by the control computer to the AVT-921.

Low nibble, bits b3 - b0: Byte count (how many bytes to follow); may be zero when the message is only a status or error message.

High nibble, bits b7 - b4:

- 0: This is a valid packet for transmission by the HBCC. (Null byte '00' is ignored.)
- 1: 'Look-alike' mode.
 - 10: Look alike mode status request.
 - 11 00: Look alike mode off.
 - 11 01: Look alike mode on.
- 2: Reset command, must be followed by a byte specifying the device to be reset.
 - \$01: Reset the HBCC device.
 - \$03: Reset the DLC device.
 - \$04: Reset FIFO #1.
 - \$05: Reset FIFO #2.
- 3: \$30: Match status request, report match table contents.
 - \$31 \$7B: Match function off, clear table.
 - \$32 \$xx \$yy: Match table entry. \$xx - byte position. \$yy - byte value.
- 4: Reserved.
- 5: HBCC write register (address byte, data byte, follow).
- 6: HBCC read register (address byte, requested bytes [\leq \$0E], follow).
- 7: HBCC write RAM (address byte, data byte, follow).
- 8: HBCC read RAM (address byte, requested bytes [\leq \$0E], follow).
- 9: Hardware Register #1 write (data byte follows).
- A: Hardware Register #1 read.
- B: Request firmware version number.
- C: Reserved.
- D: Request operational mode.
- E: Reserved.
- F: Hardware re-start command must be followed by \$A5. [\$F1 \$A5]

5.4.2 Response Header Byte

This byte is prepended onto a packet transmitted by the AVT-921 to the control computer.

Low nibble, bits b3 - b0: Byte count (how many bytes to follow); may be zero when the message is only a status or error message.

High nibble, bits b7 - b4:

- 0: This is a valid packet received from the HBCC.
- 1: 'Look-alike' mode.
 - 11 00: Look alike mode off.
 - 11 01: Look alike mode on.
- 2: Error message, error byte follows.
- 3: Command message error, error header byte follows.
- 4: Match function:
 - \$40 - function off.
 - \$41 \$B7 - table full, entry ignored
 - \$42 \$xx \$yy - table entry report. \$xx - byte position. \$yy - byte value.
- 5: HBCC read register error, requested byte count greater than \$0E.
- 6: HBCC read register (address byte, data bytes, follow).
- 7: HBCC read RAM error, requested byte count greater than \$0E.
- 8: HBCC read RAM (address byte, data bytes, follow).
- 9: Board status information byte follows:
 - \$03: HBCC initializations complete.
 - \$04: Firmware version number follows.
 - \$06: PWM operation (Motorola).
 - \$07: VPW operation (Motorola).
 - \$08: DLC initializations complete.
- A: Message transmitted OK, acknowledgment bytes follow.
- B: Reserved.
- C: Monitor mode, acknowledgers list.
- D: Hardware Register #1 read, data byte follows.
- E: Reserved.
- F: Reserved.

5.4.3 'Look Alike' mode

The AVT-921 utilizes two different devices and methods of interfacing to the two busses (VPW and PWM). As a result, messages transmitted and received when in PWM mode are different than if the same message was transmitted or received in VPW mode. Therefore, a 'Look Alike' mode was developed for use while in PWM operations. This mode is defaulted to the Off state (to be compatible with previous versions of unit firmware).

When 'Look Alike' mode is enabled, the construction of a message is such that it 'looks' like its VPW counterpart. Each of the following sections describes message construction when 'Look Alike' is enabled (on) or disabled (off).

5.4.4 Transmit message format ‘Look Alike’ mode Off

To transmit a message onto the network the message must be built and then passed to the AVT-715 device. The HBCC (on the AVT-921) will automatically insert the source address and append the CRC.

All messages destined for transmission onto the network must be constructed as indicated here. All packets for transmission must have a byte count from 2 to 9 (inclusive). Therefore the header byte will have a value of \$02 to \$09 (inclusive). The bytes following the header byte must be in the following form.

Byte	Description	
00:	Header byte	lower nibble is byte count to follow.
01:	Priority/Type	Priority: 0 - F / Type: 0 - 4 (message type 5 is not implemented as an automatic transmit feature)
02:	Target ID	\$00 - \$FF
03 - 09:	Data bytes	(optional, 0 to 7 data bytes depending on message type)

5.4.5 Transmit message format ‘Look Alike’ mode On

To transmit a message onto the network the message must be built and then passed to the AVT-921 interface. The HBCC (on the AVT-921) will automatically append the CRC.

All messages destined for transmission onto the network must be constructed as indicated here. All packets for transmission must have a byte count from 3 to 10 (inclusive). Therefore the header byte will have a value of \$03 to \$0A (inclusive). The bytes following the header byte must be in the following form.

Byte	Description	
00:	Header byte	lower nibble is byte count to follow.
01:	Priority/Type	Priority: 0 - F / Type: 0 - 4 (message type 5 is not implemented as an automatic transmit feature)
02:	Target ID	\$00 - \$FF
03:	Source ID	(e.g. a scan tool would be \$F1).
04 - 0A:	Data bytes	(optional, 0 to 7 data bytes depending on message type)

An additional function of the ‘Look Alike’ mode is to check the Priority/Type byte. If this byte has a value of \$68 then its value is changed to \$61. Next bit #3 is of the Priority/Type byte is cleared. (These changes are useful when viewed in the context of OBD-II standardized messages. Please refer to SAE documents J1979 and J2178 for more details.)

5.4.6 Receive message format 'Look Alike' mode Off

Messages received from the network are assembled into a packet by the AVT-921 interface and then passed to the control computer. These messages will have the following form and will have a byte count less than or equal to \$0D.

Byte	Description	
00:	Header byte	lower nibble is byte count to follow.
01:	Message number	according to FMLT order \$00: node to node \$FF: network monitor
02:	Priority/Type	
03:	Target Specifier	
04:	Source Address	
05 to n-1	Data bytes	
n	CRC	
(n <= \$D)		

5.4.7 Receive message format 'Look Alike' mode On

Messages received from the network are assembled into a packet by the AVT-921 interface and then passed to the control computer. These messages will have the following form and will have a byte count less than or equal to \$0C. With 'Look Alike' mode enabled the CRC byte is dropped when the message is forwarded to the host.

Byte	Description	
00:	Header byte	lower nibble is byte count to follow.
01:	Message number	according to FMLT order \$00: node to node \$FF: network monitor
02:	Priority/Type	
03:	Target Specifier	
04:	Source Address	
05 to n	Data bytes	
(n <= \$C)		

5.4.8 Monitor Mode

The HBCC device is capable of being placed into a 'monitor mode.' When in monitor mode all bus traffic is observed and passed to the host; including IFR message acknowledgments.

Enter Monitor Mode

To place the HBCC into monitor mode send the following command to the AVT-921:
\$52 \$02 \$16 and receive the response: \$62 \$02 \$16.

Exit Monitor Mode

To exit monitor mode and place the HBCC device back into normal operations send the following command to the AVT-921: \$52 \$02 \$72 and receive the response: \$62 \$02 \$72.

5.4.9 HBCC Initialization Parameters

Upon startup of the AVT-921 interface in PWM mode, the HBCC device is initialized and a local loopback test is conducted. If the local loopback test passes successfully, the HBCC device operational parameters are then set to default parameters and the HBCC network drivers are enabled.

In the event the HBCC local loopback test fails for any reason an error code is sent to the control computer and the HBCC network drivers are disabled.

A number of HBCC registers and RAM locations are initialized when the AVT-921 starts. The following is a list of these registers and RAM locations along a brief explanation of the initialization status and the value written to each location. The user should consult the HBCC User's Guide for detailed information on each of the registers, RAM, and individual bit definitions.

UIMR (user interrupt mask register):	All user interrupts disabled \$FF	
RCR (receive control register):	Receive OK interrupt mask Receive error interrupt mask Receiver overrun interrupt mask Unable to acknowledge interrupt mask Network fault interrupt mask \$04	
HCR (HBCC control register):	Enable network driver A Enable network driver B 41.6 kbps never sleep = \$72	
TCR (transmit control register):	Transmit OK interrupt mask Transmit error interrupt mask Critical transmit error interrupt mask \$0x	
NAR (node address register):	\$F1	
FMLT (function message lookup table): (These are diagnostic message types)	\$5A	(RAM addr: \$10)
	\$5B	(RAM addr: \$11)
	\$6A	(RAM addr: \$12)
	\$6B	(RAM addr: \$13)
FRMLT (function read message lookup table):	\$04	(RAM addr: \$14)
	\$06	(RAM addr: \$15)
FRDR1 (function read data register #1):	\$B2	(reg. addr: \$08)
FRDR2 (function read data register #2):	\$B4	(reg. addr: \$09)
FRDR3 (function read data register #3):	\$B6	(reg. addr: \$0A)
FRMLTP (function read message lookup table pointer):	\$14	
SUR (start of user's RAM):	\$16	

5.4.10 Examples

To illustrate the construction and decoding of messages between the control computer and the AVT-921 interface, several examples are shown for illustration.

Example #1: Want to write a byte to a register in the HBCC device.

Command string: 52 02 16.

Explanation: header byte 52, 5 is the command for HBCC write register and 2 is the number of bytes to follow. 02 is the address of the register to be written in the HBCC. 16 is the value of the byte to be written into HBCC register at address 02. (This is the command to put the HBCC device into the network monitor mode.)

Example #2: Want to make an OBD-II engine temperature query with 'Look Alike' off.

Command string: 04 61 6A 01 05.

Explanation: header byte 04, 0 indicates that the following bytes are for transmission onto the network by the HBCC and 4 indicates that 4 bytes follow. 61 indicates a priority 6 message of type 1 (broadcast). 6A indicates that the message is only destined to those nodes that recognize function 6A messages (diagnostic message). The last two bytes '01' and '05' are the actual message data bytes (mode 1 PID 5; refer to SAE J1979 for more information).

Example #3: Want to make an OBD-II engine temperature query with 'Look Alike' on.

Command string: 05 68 6A F1 01 05.

Explanation: header byte 05, 0 indicates that the following bytes are for transmission onto the network by the HBCC and 5 indicates that 5 bytes follow. 68 indicates a priority 6 message and type 8 (with 'Look Alike' on this byte is replaced with \$61). F1 is the source ID. 6A indicates that the message is only destined to those nodes that recognize function 6A messages (diagnostic message). The last two bytes '01' and '05' are the actual message data bytes (mode 1 PID 5; refer to SAE J1979 for more information).

Example #4: Send the message of example #2 and receive the response: 22 09 40.

Explanation: header byte 22, 2 indicates HBCC error, 2 indicates that two bytes follow. 09 is the error code for the HBCC and indicates that an interrupt register 2 (IR2) error occurred. The last byte is the contents of IR2. A value of 40 in IR2 indicates that a transmit error limit expired. This error indicates that no node responded with confirmation of reception of the message (no node answered).

Example #5: Send the message of example #2 and receive the response: 41 C4.

Explanation: header byte 41, 4 indicates that the message was transmitted OK (at least one node responded) and the 1 indicates one byte follows. The byte C4 is the address of the node that responded to the transmitted message (node C4 responded affirmatively to receipt of the transmitted message).

5.5 Error Codes

These error codes are sent as a separate byte following the byte containing the flag and count.

\$00:	Reserved.
\$01:	HBCC: Initialization error, response not = 01.
\$02:	HBCC: No message received OK flag, from loopback test.
\$03:	HBCC: No message transmitted OK flag, from loopback test.
\$04:	HBCC: Test message byte #1 error, from loopback test.
\$05:	HBCC: Test message byte #3 error, from loopback test.
\$06:	HBCC: No IRQ detected.
\$07:	Reserved.
\$08:	HBCC: IR1 error, IR1 byte follows.
\$09:	HBCC: IR2 error, IR2 byte follows.
\$0A:	HBCC: IR3 error, IR3 byte follows.
\$0B:	No buffers available, error bits follow.
\$0C:	Reserved.
\$0D:	Transmit message too short.
\$0E:	Transmit message too long.
\$0F:	Reserved.
\$10:	DLC: Initialization failure, no interrupt.
\$11:	DLC: Initialization failure, status byte error.
\$12:	DLC: Initialization failure, test byte #1 error.
\$13:	DLC: Initialization failure, test byte #2 error.
\$14:	DLC: Initialization failure, test byte #3 error.
\$15:	DLC: Initialization failure, not 'completion code only'.
\$16:	DLC: Initialization failure, completion code incorrect.
\$17:	DLC: Receive FIFO overflow.
\$18:	DLC: No buffers available.

5.6 Hardware Register #1 Definition

Hardware Register #1 on the interface board can only be accessed through the microcontroller (commands \$9x and \$Ax). A map of this register is listed here. Be careful not to confuse this register with Hardware Register #2 that is accessed directly by the host computer.

Bit	Function	State	
0:	VPW bus relay	active high	read/write.
1:	PWM bus + relay	active high	read/write.
2:	PWM bus - relay	active high	read/write.
3:	! HBCC Reset	active low	read/write.
4:	! DLC Reset	active low	read/write.
5:	not defined		read/write.
6:	! FIFO #1 Reset	active low	read/write.
7:	! FIFO #2 Reset	active low	read/write.

Upon power-up this register is cleared. The microcontroller will write the correct values into this register when it is enabled for operations. The microcontroller is enabled by the host via bit 7 of Hardware Register #2.

5.7 Hardware Register #2 Definition

Hardware Register #2 on the interface board can only be accessed by a host memory read and/or write operation via the ISA bus. The register is read/write capable, however some bits in the register are read only (writing these bits has no affect on operations).

Bit	Function	State	
0:	! FIFO #1 Empty Flag	active low	read only.
1:	! FIFO #1 Full Flag	active low	read only.
2:	! FIFO #1 Reset	active low	read/write.
3:	! FIFO #2 Empty Flag	active low	read only.
4:	! FIFO #2 Full Flag	active low	read only.
5:	! FIFO #2 Reset	active low	read/write.
6:	Memory Select (EPROM)		read/write.
7:	! Microcontroller Reset	active low	read /write.

Upon power-up this register is cleared. It is the responsibility of the host to write the correct value into the register for the desired operations.

Bit 6 of this register is the operational mode select line. When this bit is cleared (logic '0'), VPW mode of operation for the AVT-921 is enabled. When this bit is set (logic '1'), PWM mode is enabled.

Operational mode of the AVT-921 should be changed by first halting operations, selecting the desired mode, and then resuming operations. The following algorithm is presented as an example.

To initialize the AVT-921 interface for VPW operations

write \$24 into Hardware Register #2
\$24 means:
microcontroller reset low - halted
VPW mode selected
FIFO #2 reset inactive
FIFO #1 reset inactive
all read only bits are set to '0'

To start AVT-921 operations in VPW mode

write \$A4 into Hardware Register #2
this sets bit 7 which enables the microcontroller
the AVT-921 is now running in VPW mode

To change AVT-921 to PWM operational mode

write \$24 into Hardware Register #2
this clears bit 7 which disables the microcontroller
which halts the AVT-921

write \$64 into Hardware Register #2
this sets bit 6 which selects PWM mode

write \$E4 into Hardware Register #2
this sets bit 7 which enables the microcontroller
the AVT-921 is now running in PWM mode

5.8 ISA Bus Memory Map

The AVT-921 Dual J1850 Interface board is a memory mapped device and is accessed via memory operations through the ISA bus. The base or segment address of the board is determined by the setting of DIP switches on the board. The board occupies 16 bytes of memory space, only 3 bytes are actually used. The board contains Hardware Register #2, FIFO #1, and FIFO #2; each of which occupy one address. The address of each of these functions is listed relative to the base address of the board. All unused addresses are not accessible and are not listed.

Address	Function	
\$00	Hardware Register #2	read / write
\$01	FIFO #1	write only
\$02	FIFO #2	read only

When reading or writing the FIFO's the user should be aware of the respective full and empty flags for the FIFO's. If a read is attempted from an empty FIFO #2 an invalid data byte will be obtained. If a write is attempted to a full FIFO #1 the data will be discarded. No other means are provided to indicate that data was lost or invalid data was read.

6. References

This section contains reference information on the J1850 specification, the HBCC device, the Standard Corporate Protocol, and related technical information. These documents should be consulted for additional or detailed information.

1. SAE Standard J1850 "Class B Data Communications Network Interface."
Available from the SAE, 400 Commonwealth Drive, Warrendale, PA 15096-0001;
phone: 412-776-4970.
2. Ford Motor Company "Hosted Bus Controller Chip User's Guide."
3. Ford Motor Company "SCP Protocol Definition and Interface Requirements." Document number: ES-F7LC-12K529-BA.
4. Ford Motor Company "SCP Diagnostic Message and Dialogue Requirements." Document number: ES-F7LC-12K529-CA.
5. Motorola MC68HC56 / MC68HC57 Data Link Controllers Technical Data.
Publication: MC68HC56/57/D.

6.1 Technical Support

The user may contact Advanced Vehicle Technologies, Inc. for assistance in any of the areas covered here. When calling please be prepared to identify yourself, tell us the serial number of your hardware, and the version number of the firmware you are running.

Advanced Vehicle Technologies, Inc. is located in Maryland and is open from 0800 hrs. to 1800 hrs. Eastern Time. If calling after hours, please leave a message and we will return your call as quickly as possible.

You may also fax your questions to us. We will either fax an answer back or call you, at your request. If faxing your question, please include as much relevant information about your question or problem as you can.

We can be contacted by phone at:

Voice: 410-798-4038

Fax: 410-798-4308

or by E-mail at: avt-inc@ari.net

Our Home Page on the World Wide Web can be reached at:

<http://www2.ari.net/avt-inc/>

6.2 Interface Information

The following sections contain information about the AVT-921 Dual J1850 Interface board, the connectors, and the jumpers on the board.

6.2.1 Interface Board P1

P1 on the Interface Board is the connection to the vehicle, through the vehicle's OBD-II connector. Connector P1 is a 15 position subminiature 'D' connector (DA-15P) and is compatible with any industry standard 15 position 'D' socket connector.

Only the indicated pins are connected, all others are 'not connected.'

Pin

<u>Number</u>	<u>Name</u>
2	J1850 Bus + [OBD-II connector pin #2]
3	Vehicle ground (isolated from host computer ground)
4	Vehicle ground (isolated from host computer ground) [OBD-II connector pin #4]
5	Vehicle ground (isolated from host computer ground) [OBD-II connector pin #5]
10	J1850 Bus - [OBD-II connector pin #10]
13	Vehicle unswitched battery (isolated from host computer) [OBD-II connector pin #16]

6.2.2 Interface Board P2

P2 on the Interface Board is a test connection for use during manufacturing, test, and development. The connector is a 4 pin header with pins on 0.1 inch centers.

Pin Number	Name
1	Microcontroller Port A6.
2	Microcontroller Port A7.
3	Host computer +5 VDC.
4	Host computer ground.

6.2.3 Interface Board JP1

Jumper JP1 on the interface board is used to select the static condition of pin #27 of the device installed in socket U5. This permits the use of one of several devices in U5 (EPROM, Flash EPROM, 64K byte device, 128K byte device, etc.).

Setting	U5 pin 27
1 - 2	+5 VDC
2 - 3	Ground

The factory default for JP1 is with the jumper across pins 1-2 and an AM27C128 EPROM installed as U5.

6.2.4 Interface Board JP2

Jumper JP2 on the interface board is used to select the static condition of pin #1 of the device installed in socket U5.

Setting	U5 pin 27
1 - 2	+5 VDC
2 - 3	Ground

The factory default for JP2 is with the jumper across pins 1-2 and an AM27C128 EPROM installed as U5.

7. Company Overview

Advanced Vehicle Technologies, Inc. is dedicated to providing affordable hardware, software, and technical support to the developers and users of vehicle based multiplex networks.

AVT, Inc. also offers other vehicle multiplex bus products including:

- AVT-715 A Dual J1850 Interface. Stand alone unit with serial connection to a host computer.
- AVT-716 A Triple Interface (J1850 VPW, PWM, and ISO 9141). Stand alone unit with serial connection to a host computer.

Contact the factory or review our World Wide Web site for information on these products and our latest offerings.

The engineering staff at AVT, Inc. is experienced with multiplex bus standards including: J1850 VPW and PWM and ISO-9141 and 9141-2. Members of the staff are available to provide assistance on the use of any of AVT's products.

AVT engineering staff members are available to provide dedicated engineering support for a customer project. Through a simple contractual arrangement, a customer is able to 'tap' into AVT's knowledge and experience base.

Information on any of the products or engineering support that Advanced Vehicle Technologies can provide is available by calling, faxing, or writing.

Advanced Vehicle Technologies, Inc.

1509 Manor View Road, Davidsonville, MD 21035

410-798-4038 (voice)

410-798-4308 (fax)

Home page: <http://www2.ari.net/avt-inc/>

E-mail: avt-inc@ari.net

Revision Record:

C1: Major revision. Removed all references to AVT Controller and Capture software. A separate User's Manual has been created for those software applications. Included the contents of supplement #1.

C2: Added Section 5.3.5 Match Function. The function existed but was not described in the Manual.